Abstract— The paper presents an algorithm of 2.5D X-clock tree synthesis based on the stacked-layer combination of voltage islands for reducing both power consumption and clock delay. Double via insertion is also considered for via-effect avoidance and reliability. The algorithm can reduces the complexity of 3D clock tree construction of a stacked-layer chip. A clock network is first partitioned into the number of voltage islands distributed on each layer, such as L-type and T-type, and the X-clock tree is constructed for each voltage island. Then, we integrate these X-clock trees based on a well-defined connection each layer by inserting level shifters and TSVs for minimizing the power with the best trade off in power and delay. Experimental results show that our approach can save up to 10.94% and 35.185% effectively on average in power and delay, respectively.
Keywords— X-clock tree, stacked layer, voltage island, level shifter, double via, clock delay, power consumption.
AD Publications is a rapidly growing academic publisher in the fields of Engineering, Medical-Health, Environmental Science and Agriculture Research. AD Publications is a registered organization broad-based open access and publishes most exciting researches with respect to the subjects of our journals. The Journals is being indexed and abstracted by all major global current awareness and alerting services.
The organization aims at undertaking, co- coordinating and promoting research and development. It provides professional and academic guidance in the field of basic education, Higher Education as well in the Technical Education. Our Aims is to Promote and support, High Quality basic, Scientific Research and development in fields of Engineering, Medical-Health, Environmental Science and Agriculture Research and to Generate Public awareness, provide advice to scholar’s researchers and communicate research outcomes.